Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interleaved parallel redundancy check calculation for memory devices

Interleaved parallel redundancy check calculation for memory devices

US Patent 9003259 · Granted Apr 7, 2015

Estimated economic value: $8,040,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dye sublimation ink composition and processes for use with stamp pads2024
Ames negative sublimation toner2021
Decorative imaging process using fibrous nib markers with specific disperse dye 2021
Decorative imaging process using fibrous nib markers with specific disperse dye 2020
Process for printing secure images2018
Process for preparing novel composite charge control agents and novel composite 2018
Emulation time correction2016
Inkjet printing in a peripheral region of a substrate2015
Protection of porous carbon fuel particles from boudouard corrosion2015
Sensor and transmitter system for communication in pipelines2013
Carbon fuel particles used in direct carbon conversion fuel cells2012
Carbon fuel cells with carbon corrosion suppression2012