Home› System and method for powering a timer using a low current linear regulator during hibernate mode while disabling a switching power supply associated with powering a processor responsible for setting a hibernate enable bit
System and method for powering a timer using a low current linear regulator during hibernate mode while disabling a switching power supply associated with powering a processor responsible for setting a hibernate enable bit