Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for memory write performance optimization in architectures with out-of-order read/request-for-ownership response

Method and apparatus for memory write performance optimization in architectures with out-of-order read/request-for-ownership response

US Patent 8990456 · Granted Mar 24, 2015

Estimated economic value: $15,411,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for memory write performance optimization in architectures 2012
Method and apparatus for memory write performance optimization in architectures 2012
Method and apparatus for exploiting parallelism across multiple traffic streams 2009
Transaction flow and ordering for a packet processing engine, located within an 2009
System and method for thermal throttling of memory modules2008
Graphics address relocation table (GART) stored entirely in a local memory of an2003
Graphics address relocation table (GART) stored entirely in a local memory of an2002
Method and apparatus for translating signals between clock domains of different 2000
Regulating a data transfer time2000
Hybrid cascade attenuator1980