Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for generating a clock signal for interleaved PFC stages and method thereof

Circuit for generating a clock signal for interleaved PFC stages and method thereof

US Patent 8988048 · Granted Mar 24, 2015

Estimated economic value: $4,129,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems of operating power converters2022
Offline converter with power factor correction at light loads and method therefo2019
Offline power converter with integral line sensing2018
Offline power converter with multiplier2018
Method for regulating an output voltage using a converter configured to operate 2017
Method of and circuit for brown-out detection2017
Method for regulating an output voltage2016
Method of forming a power supply controller and structure therefor2016
Method of forming a power supply controller and structure therefor2016
Off-line power converter and integrated circuit suitable for use in same2015
Method of forming a detection circuit and structure therefor2014
Method for providing over current protection and circuit2014