Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and methods to concurrently perform per-thread as well as per-tag memory access scheduling within a thread and across two or more threads

Apparatus and methods to concurrently perform per-thread as well as per-tag memory access scheduling within a thread and across two or more threads

US Patent 8972995 · Granted Mar 3, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cluster views for compute scale and cache preservation2025
Failure tolerant and explainable state machine driven hypergraph execution2025
System-level techniques for error correction in chip-to-chip interfaces2025
Interconnect circuitry for multi-channel and multi-requester memory systems2025
Dynamic workload management optimizations using real-time execution feedback2025
Multistage compiler architecture2025
Methods to extend NoC interconnect across multiple dice in 3D2025
Integrated circuit transaction redundancy2025
Localized and relocatable software placement and NoC-based access to memory cont2025
Method and system for memory management within machine learning inference engine2025
Network-on-chip architecture for handling different data sizes2025
NoC routing in a multi-chip device2025