Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing dynamic power within system-on-a-chip routing resources

Method and apparatus for reducing dynamic power within system-on-a-chip routing resources

US Patent 8966291 · Granted Feb 24, 2015

Estimated economic value: $8,767,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power aware arbitration for bus access2019
Methods and apparatus for improving performance of semaphore management sequence2016
Bus clock frequency scaling for a bus interconnect and related devices, systems,2016
System and method for scalable trace unit timestamping2015
Processor-based system hybrid ring bus interconnects, and related devices, proce2015
Arbitrating bus transactions on a communications bus based on bus device health 2015
Enforcing strongly-ordered requests in a weakly-ordered processing2015
Method and apparatus for scalable network transaction identifier for interconnec2014
Method and apparatus for detecting unauthorized access to a computing device and2014
Methods and apparatuses for trace multicast across a bus structure, and related 2014
Method for securely communicating information about the location of a compromise2014
Memory controllers, systems and methods for applying page management policies ba2013