Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction in power supply induced jitter on a SerDes transmitter

Reduction in power supply induced jitter on a SerDes transmitter

US Patent 8964880 · Granted Feb 24, 2015

Estimated economic value: $10,276,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable frequency-locked loop/phase-locked loop oscillator2025
Circuit and method to measure simulation to silicon timing correlation2025
Circuit and method to measure simulation to silicon timing correlation2025
Self calibration for an analog-to-digital converter2025
Oscillator circuit with open loop frequency modulation2025
Data and power isolation barrier2024
Voltage correction in battery voltage monitors2024
Circuit and method to measure simulation to silicon timing correlation2023
Reset circuit for battery management system2023
Digital correction algorithms to improve battery voltage measurement accuracy2022
Data and power isolation barrier2022
Frequency locked loops and related circuits and methods2022