Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Heterogeneous chip integration with low loss interconnection through adaptive patterning

Heterogeneous chip integration with low loss interconnection through adaptive patterning

US Patent 8963313 · Granted Feb 24, 2015

Estimated economic value: $16,788,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interconnect and method for manufacturing the same2024
Dispensable polyimide aerogel prepolymer, method of making the same, method of u2023
Double-sided, high-density network fabrication2022
Double-sided, high-density network fabrication2022
Electronic device including hermetic micro-cavity and methods of preparing the s2021
Double-sided, high-density network fabrication2021
Double-sided, high-density network fabrication2021
Shaped magnetic bias circulator2020
Shaped magnetic bias circulator2020
Shaped magnetic bias circulator2019
Method for making a composite substrate circulator component2019
Method of lamination of dielectric circuit materials using ultrasonic means2019