Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Insulation wall between transistors on SOI

Insulation wall between transistors on SOI

US Patent 8951885 · Granted Feb 10, 2015

Estimated economic value: $3,824,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Template for growing a crystal of a two-dimensional material2025
Chip containing an onboard non-volatile memory comprising a phase-change materia2025
Strained-channel fin FETs2025
Nanopore transistor for biosensing2025
Method to induce strain in finFET channels from an adjacent region2025
Method to induce strain in FINFET channels from an adjacent region2024
Gate spacer patterning2023
Method for forming a bioFET sensor including semiconductor fin or nanowire2023
Transistor comprising a channel placed under shear strain and fabrication proces2023
Chip containing an onboard non-volatile memory comprising a phase-change materia2023
Method to induce strain in finFET channels from an adjacent region2023
Method to induce strain in 3-D microfabricated structures2023