Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latency sensitive software interrupt and thread scheduling

Latency sensitive software interrupt and thread scheduling

US Patent 8943252 · Granted Jan 27, 2015

Estimated economic value: $25,395,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

I/O completion polling for low latency storage device2020
Timer-based I/O completion polling for low latency storage device2020
Allocation systems and method for partitioning lockless list structures2019
Systems and methods for S-list partitioning2017
Fine granularity hierarchiacal memory protection2011
Processor cache management with software input via an intermediary2011
Managing working set use of a cache via page coloring2011
Managing working set use of a cache via page coloring2010
Atomic operations on data structures2009
Using log buffers to trace an event in a computer system2002
Atomic operations on data structures2002