Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable circuit for high speed computation of the interleaver tables for multiple wireless standards

Programmable circuit for high speed computation of the interleaver tables for multiple wireless standards

US Patent 8938654 · Granted Jan 20, 2015

Estimated economic value: $33,152,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-label offset lifting method2023
Multi-label offset lifting method2023
Method and apparatus for encoding and decoding LDPC codes2022
Method and apparatus for encoding and decoding LDPC codes2022
Multi-label offset lifting method2021
Multi-label offset lifting method2021
Efficiently decodable QC-LDPC code2021
Efficiently decodable QC-LDPC code2021
Compact low density parity check (LDPC) base graph2020
Multi-label offset lifting method2020
Multi-label offset lifting method2020
Multi-label offset lifting method2020