Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Parallel-serial conversion circuit for adjusting an output timing of a serial data signal with respect to a reference clock signal, and an interface circuit, a control device including the same

US Patent 8934316 · Granted Jan 13, 2015

Assignee

Inventors

View full patent text on Google Patents →