Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhancing performance by instruction interleaving and/or concurrent processing of multiple buffers

Enhancing performance by instruction interleaving and/or concurrent processing of multiple buffers

US Patent 8930681 · Granted Jan 6, 2015

Estimated economic value: $26,007,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for constant detection during compress operations2025
Apparatus and method for constant detection during compress operations2025
Application-to-application resource reservation schemes for precision networking2025
Platform configuration based on availability of sustainable energy2025
Conditional modular subtraction instruction2025
Efficient accelerator offload in multi-accelerator framework2025
Methods, systems, and apparatus to reconfigure a computer2025
Heterogeneous ML accelerator cluster with flexible system resource balance2025
Methods and apparatus to hash data2025
Methods and apparatus to hash data2025
Methods and apparatus to hash data2025
Technology for early abort of compression acceleration2025