Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock distribution architecture for dual integrated core engine transceiver for use in radio system

Clock distribution architecture for dual integrated core engine transceiver for use in radio system

US Patent 8929422 · Granted Jan 6, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for testing and calibrating core engine radio frequency (RF) circuit card2015
Personality adapter for modular radio communications systems2015
Tactical radio transceiver with intermediate frequency (IF) filter package for n2015
Modular core engine (CE) radio architecture2015
Modular core engine (CE) radio architecture2015
Peek/poke interface on radio system core engine modem to allow debug during syst2014
Extending the upper frequency limit of a communications radio2014
Method for emulating low frequency serial clock data recovery RF control bus ope2014
Expansion card controller for controlling a radio system2014
Flash boot and recovery area protection to meet GMR requirements2014
Dual connector plate2014
Communications filter package for narrowband and wideband signal waveforms2013