Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Embedded wafer level package for 3D and package-on-package applications, and method of manufacture

Embedded wafer level package for 3D and package-on-package applications, and method of manufacture

US Patent 8916481 · Granted Dec 23, 2014

Estimated economic value: $7,250,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Silicon photonic package and method of fabricating the same2024
Integrated thin film resistor and memory device2023
Device and method for calculating a vehicle trailer pose using a camera2022
Thin film resistors of semiconductor devices2022
Compact microelectronic integrated gas sensor2022
Method, apparatus, and computer readable storage medium for updating electronic 2021
Method, apparatus, and computer readable medium for adjusting color annotation o2021
Method, apparatus, and device for determining lane line on road2021
Method and apparatus for creating map and positioning moving entity2020
Method and apparatus for detecting lane line, and medium2020
Method and apparatus for fusing point cloud data2020
Magnetic random access memory structures and integrated circuits with cobalt ant2019