Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming dual gate insulation layers and semiconductor device having dual gate insulation layers

Method for forming dual gate insulation layers and semiconductor device having dual gate insulation layers

US Patent 8916439 · Granted Dec 23, 2014

Estimated economic value: $2,943,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit unit and wafer with integrated circuit units2025
Masturbation cup2025
Method and system for predicting a day-ahead wind power of wind farms2024
LED matrix driving system2023
Lateral DMOS having reduced lateral size2021
Manufacturing method of self-aligned DMOS body pickup2021
Manufacturing method of self-aligned DMOS body pickup2021
LDMOS device with sinker link2021
Power conversion system, controller for the same, and method for controlling the2021
LDMOS device with a field plate contact metal layer with a sub-maximum size2020
Flower-shaped antenna2018
Bipolar junction semiconductor device and method for manufacturing thereof2018