Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Providing test coverage of integrated ECC logic en embedded memory

Providing test coverage of integrated ECC logic en embedded memory

US Patent 8914687 · Granted Dec 16, 2014

Estimated economic value: $1,928,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock gating for scan shift clock in a mesh clock environment2025
In-rush current limiting switch control2017
Power savings via selection of SRAM power source2016
Configurable delay circuit and method of clock buffering2016
Configurable delay circuit and method of clock buffering2015
Bit-flipping in memories2015
Bit-flipping in memories2015
Centralized power gating control for partitioned power gates2014
Digital frequency synthesizer device and method thereof2013
10T SRAM for graphics processing2013
Clock domain data transfer device and methods thereof2012
Dynamic logic circuit with device to prevent contention between pull-up and pull2011