Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed digital to analog converter with reduced spurious outputs

High speed digital to analog converter with reduced spurious outputs

US Patent 8903092 · Granted Dec 2, 2014

Estimated economic value: $22,953,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital technique for excess loop delay compensation in a continuous-time delta 2016
Digital technique for excess loop delay compensation in a continuous-time delta 2015
Wide band digital to analog converters and methods, including converters with se2005
Low distortion current switches for high speed current steering digital-to-analo2004
Current source array for high speed, high resolution current steering DACs2004
Low voltage fet differential amplifier and method2001
Buffer circuit with voltage clamping and method2001
Sample and hold circuit having single-ended input and differential output and me2001
Switch-capacitor circuit with overdrive-protected switch2000
Subranging analog-to-digital converter and method2000
Absolute value circuit and method2000
Fully differential interpolating comparator bank and method2000