Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing resolve performance with tiling graphics architectures

Optimizing resolve performance with tiling graphics architectures

US Patent 8902228 · Granted Dec 2, 2014

Estimated economic value: $7,496,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid binning2025
Hybrid render with deferred primitive batch binning2025
Hierarchical depth data generation using primitive fusion2025
Device and method of implementing subpass interleaving of tiled image rendering2025
Volume intersection using rotated bounding volumes2025
Fine grained replay control in binning hardware2024
Delta triplet index compression2024
Hybrid binning2024
Hybrid render with preferred primitive batch binning and sorting2024
Hybrid render with deferred primitive batch binning2024
Overlapping visibility and render passes for same frame2023
Depth buffer pre-pass2023