Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay line calibration circuit and method

Delay line calibration circuit and method

US Patent 8901982 · Granted Dec 2, 2014

Estimated economic value: $18,051,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Effective clamshell mirroring for memory interfaces2017
Simulation of integrated circuit power grid networks2013