Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Semiconductor device and method of forming vertically offset conductive pillars over first substrate aligned to vertically offset BOT interconnect sites formed over second substrate

US Patent 8896133 · Granted Nov 25, 2014

Assignee

Inventors

View full patent text on Google Patents →