Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Epitaxial Process of forming stress inducing epitaxial layers in source and drain regions of PMOS and NMOS structures

Epitaxial Process of forming stress inducing epitaxial layers in source and drain regions of PMOS and NMOS structures

US Patent 8895396 · Granted Nov 25, 2014

Estimated economic value: $418,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Manufacturing method of semiconductor device including gate oxide layer2025
Semiconductor device and method for fabricating the same2025
Semiconductor device and method for fabricating the same2025
Semiconductor device and method for fabricating the same2025
Semiconductor structure including seal ring structure2025
Semiconductor device and method for fabricating the same2025
MOS capacitor and fabrication method thereof2025
Semiconductor structure and method for forming the same2025
High-electron mobility transistor and method for fabricating the same2025
Semiconductor device and method for fabricating the same2025
Semiconductor device and method for fabricating the same2025
Method for integrating high-voltage (HV) device, medium-voltage (MV) device, and2025