Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floating-point multiply-add unit using cascade design

Floating-point multiply-add unit using cascade design

US Patent 8892619 · Granted Nov 18, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Security registration and authentication systems and methods for extending OpenI2025
Memory controller with error detection and retry modes of operation2024
Self-annealing data storage system2024
System including hierarchical memory modules having different types of integrate2023
Memory controller with error detection and retry modes of operation2023
High speed signaling system with adaptive transmit pre-emphasis2023
Partial response receiver2022
Dynamic memory rank configuration2022
High speed signaling system with adaptive transmit pre-emphasis2022
Display systems with hybrid emitter circuits2020
Technique for determining performance characteristics of electronic devices and 2020
High speed signaling system with adaptive transmit pre-emphasis2020