Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for dynamically aligning high-speed signals in an integrated circuit

Method and apparatus for dynamically aligning high-speed signals in an integrated circuit

US Patent 8890571 · Granted Nov 18, 2014

Estimated economic value: $11,153,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable device having hardened circuits for predetermined digital signal pr2023
Programmable device having hardened circuits for predetermined digital signal pr2023
Programmable device having hardened circuits for predetermined digital signal pr2023
Time-multiplexed distribution of analog signals2022
Programmable device having hardened circuits for predetermined digital signal pr2021
Programmable device having hardened circuits for predetermined digital signal pr2020
Distributed voltage and temperature compensation for clock deskewing2018
Method and apparatus for distributing clock signals2013
Signal calibration for memory interface2012
Method and apparatus for dynamically aligning high-speed signals in an integrate2012
Method and apparatus for configuring the internal memory cells of an integrated 2011
Method and apparatus for shifting the bits of a wide data word2011