Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flip-chip fan-out wafer level package for package-on-package applications, and method of manufacture

Flip-chip fan-out wafer level package for package-on-package applications, and method of manufacture

US Patent 8884422 · Granted Nov 11, 2014

Estimated economic value: $3,032,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low cost wafer level packages and silicon2025
Package with polymer pillars and raised portions2025
Wafer level chip scale package having varying thicknesses2025
Stacked die package including a multi-contact interconnect2025
Low profile sensor packages2025
Semiconductor device with a dielectric between portions2024
Optical sensor package and method of making an optical sensor package2024
Embedded wafer level optical sensor packaging2024
Molded proximity sensor2024
Optical sensor package with encapsulant is between and separates substrates and 2023
Wafer level chip scale package having varying thicknesses2023
Semiconductor device with a dielectric between portions2023