Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for frequency multiplier jitter correction

System and method for frequency multiplier jitter correction

US Patent 8878577 · Granted Nov 4, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Joint electron devices engineering council (JESD)204-to-peripheral component int2023
System reference (SYSREF) signal system and method2022
Adaptive digital receiver path linearizer2022
Voltage-to-time-to-digital converter (VTDC) with coarse analog-to-digital conver2021
Multibit per stage pipelined time-to-digital converter (TDC)2021
Multi-nyquist zone digital-to-analog converter (DAC)2019
Multi-nyquist zone analog-to-digital converter (ADC)2018
Multi-zone digital-to-analog converter (DAC)2018
Multi-zone analog-to-digital converter (ADC)2018
Sort-and delay methods for time-to-digital conversion2018
Sort-and delay time-to-digital converter2017
Frequency multiplier for a phase-locked loop2017