Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dejitter (desynchronize) technique to smooth gapped clock with jitter/wander attenuation using all digital logic

Dejitter (desynchronize) technique to smooth gapped clock with jitter/wander attenuation using all digital logic

US Patent 8867682 · Granted Oct 21, 2014

Estimated economic value: $1,465,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Current information sharing of constant-on-time point-of-load converters2025
Fault communication in voltage regulator systems2025
Variable VCOM level generator2018
Digital controlled oscillator based clock generator for multi-channel design2018