Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for reducing sampling circuit timing mismatch

Apparatus and method for reducing sampling circuit timing mismatch

US Patent 8866652 · Granted Oct 21, 2014

Estimated economic value: $13,528,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Front-end for receivers with RF sampling ADCS2025
Input buffer2024
Input buffer2021
Continuous-time sampler circuits2021
Pulsed laser diode driver2021
Input buffer2020
Continuous-time sampler circuits2020
Bootstrapped switching circuit2019
Bootstrapped switching circuit2019
Blocker tolerance in continuous-time residue generating analog-to-digital conver2019
Pulsed laser diode driver2018
Time-interleaved ADCs with programmable phases2017