Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for reducing trace length and capacitance in a large memory footprint

Method and system for reducing trace length and capacitance in a large memory footprint

US Patent 8866023 · Granted Oct 21, 2014

Estimated economic value: $10,338,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-core circuit with mixed signaling2020
Solder mask void regions for printed circuit boards2020
Memory module voltage regulator module (VRM)2019
Multiple compute nodes2018
Memory module connector2018
Memory module voltage regulator module (VRM)2018
Computer including hot-pluggable disk storage drives that are mounted in an in-l2013
Multiple propagation speeds of signals in layered circuit apparatus2007
Combined single-ended/differential data bus connector2004
Finite-state automaton modeling biologic neuron2004
Combined single-ended/differential data bus connector2002
Computer system bus termination for an intel slot 2 bus2001