Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Metal silicide layer, NMOS transistor, and fabrication method

Metal silicide layer, NMOS transistor, and fabrication method

US Patent 8865593 · Granted Oct 21, 2014

Estimated economic value: $416,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Image sensor and method for fabricating the same2025
Image sensor and electronic device2022
Semiconductor device and manufacturing method thereof2021
Reverse conducting IGBT device and manufacturing method therefor2019
Semiconductor device with three or four-terminal-FinFET2017
Semiconductor device and manufacturing method thereof2016
Method for forming fin FET structure with dual-stress spacers2016
Fabrication method for semiconductor device with three or four-terminal-FinFET2016
Fin FET structure with dual-stress spacers and method for forming the same2015
Semiconductor device and manufacturing method thereof2014