Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Fault-tolerant self-stabilizing distributed clock synchronization protocol for arbitrary digraphs

US Patent 8861552 · Granted Oct 14, 2014

Assignee

Inventors

View full patent text on Google Patents →