{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Optimized flip-flop device with standard and high threshold voltage MOS devices", "item": "https://www.patentleaderboard.com/patent/8856712"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimized flip-flop device with standard and high threshold voltage MOS devices

Optimized flip-flop device with standard and high threshold voltage MOS devices

US Patent 8856712 · Granted Oct 7, 2014

Estimated economic value: $13,334,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Retry mechanism for low energy communications2025
SSD with reference clock loss tolerant oscillator2025
Current distribution from different power sources2021
Clock retiming circuit2020
External clock based clock generator2019
External clock based clock generator2019
Ring oscillators for temperature detection in wideband supply noise environments2019
Dynamic distributed power control circuits2019
Tuning circuitry and operations for non-source-synchronous systems2018
Space and power-saving multiple output regulation circuitry2018
Low voltage detection and initialization for non-volatile memory systems2018
Low voltage detection and initialization for non-volatile memory systems2018