Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Passivation for wafer level—chip-scale package devices

Passivation for wafer level—chip-scale package devices

US Patent 8853859 · Granted Oct 7, 2014

Estimated economic value: $5,702,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chip scale package2022
Multi-trench semiconductor device and method of manufacture thereof2021
Semiconductor device2020
Semiconductor device with protected sidewalls and methods of manufacturing there2017
ESD protection2016
Integrated advance copper fuse combined with ESD/over-voltage/reverse polarity p2014
Method of detaching a thin semiconductor circuit from its base2012
Electronic device comprising an ESD device2012
Semiconductor device and method of manufacturing same2008
Flexible integrated monolithic circuit2004
Constant current supply circuit with stabilization based on voltage and current 1998