Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Erase verification circuitry for simultaneously and consecutively verifying a plurality of odd and even-numbered flash memory transistors and method thereof

Erase verification circuitry for simultaneously and consecutively verifying a plurality of odd and even-numbered flash memory transistors and method thereof

US Patent 8848452 · Granted Sep 30, 2014

Estimated economic value: $4,475,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process of forming an electronic device including a non-volatile memory cell2023
Memory first process flow and device2022
Charge trapping split gate device and method of fabricating same2021
Memory first process flow and device2020
Memory first process flow and device2019
Memory first process flow and device2018
Charge trapping split gate device and method of fabricating same2018
Charge trapping split gate embedded flash memory and associated methods2018
Memory first process flow and device2018
Resistive memory array using P-I-N diode select device and methods of fabricatio2017
Resistive memory array using P-I-N diode select device and methods of fabricatio2016
Modified local segmented self-boosting of memory cell channels2016