Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Charge cycling by equalizing and regulating the source, well, and bit line levels during write operations for NAND flash memory: program to verify transition

Charge cycling by equalizing and regulating the source, well, and bit line levels during write operations for NAND flash memory: program to verify transition

US Patent 8842471 · Granted Sep 23, 2014

Estimated economic value: $21,858,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for programming a memory device to reduce retention error2025
Electronic devices having wireless transceivers with reference clock selection2025
Adhesive composition and method for preparing same2025
Wearable electronic device2025
Band of wearable electronic device2025
Band of wearable electronic device2025
Band for wearable electronic device2025
Strap and wearable electronic device including the same2025
Band for wearable electronic device2025
Band for wearable electronic device2025
Semiconductor device, debug system, and debug method2025
Systems and methods for PLL duty cycle calibration2025