Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Voltage control method to minimize a coupling noise between adjacent global bit lines during read-while operation and memory device using the same

Voltage control method to minimize a coupling noise between adjacent global bit lines during read-while operation and memory device using the same

US Patent 8837234 · Granted Sep 16, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device including on-die-termination circuit2025
Device for reducing noise using sound meta-material2025
Nonvolatile memory chip and semiconductor package including the same2025
Memory device and method for calibrating the device and fabricating the device2024
Memory device, host device and method of operating the memory device2024
Nonvolatile memory including on-die-termination circuit and storage device inclu2024
Memory device, operating method of the memory device and memory system comprisin2024
Nonvolatile memory including on-die-termination circuit and storage device inclu2023
Memory device including on-die-termination circuit2023
Memory device, operating method of the memory device and memory system comprisin2023
Defect detection structure of a semiconductor die, semiconductor device includin2023
Memory device and memory system2022