Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit die stacks with translationally compatible vias

Integrated circuit die stacks with translationally compatible vias

US Patent 8823162 · Granted Sep 2, 2014

Estimated economic value: $3,373,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog-to-digital conversion with bit skipping functionality2025
Stochastic rounding switched capacitor computation cores useful for efficient de2025
Dual capacitor mixed signal mutiplier2024
Energy-efficient analog-to-digital conversion in mixed signal circuitry2023
Efficient and selective sparing of bits in memory systems2023
Method and apparatus for securing memory modules2023
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2023
Activation function computation for neural networks2023
Dual-level pad card edge self-guide and alignment of connector2022
Bit-serial computation with dynamic frequency modulation for error resiliency in2022
Differential mixed signal multiplier with three capacitors2022
Redundant voltage regulator for memory devices2022