Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for concurrently locating systematic bits and parity bits in physical channel memory to increase HARQ processing speed in 3GPP CPC system

Method and system for concurrently locating systematic bits and parity bits in physical channel memory to increase HARQ processing speed in 3GPP CPC system

US Patent 8817711 · Granted Aug 26, 2014

Estimated economic value: $4,210,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for continuous packet connectivity2015
Method and system for HSDPA bit level processor engine2011
Method and system for HSDPA bit level processor engine2010
Rodenticide bait1998