Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-blocking data transfer via memory cache manipulation

Non-blocking data transfer via memory cache manipulation

US Patent 8812817 · Granted Aug 19, 2014

Estimated economic value: $30,011,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic thread count optimizations2024
Reducing power by vacating subsets of CPUs and memory2020
Implementing thermal remediations in reaction to execution of software2020
Reducing power by vacating subsets of CPUs and memory2019
Characterizing device performance based on user-perceivable latency2018
Managing classified network streams2018
Power efficient storage management2018
Opportunistically changing display brightness2017
Dynamic memory allocation and relocation to create low power regions2017
Reducing power by vacating subsets of CPUs and memory2017
Network classification for applications2017
Thread scheduling based on performance state and idle state of processing units2017