Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory pre-decoder circuits employing pulse latch(es) for reducing memory access times, and related systems and methods

Memory pre-decoder circuits employing pulse latch(es) for reducing memory access times, and related systems and methods

US Patent 8811109 · Granted Aug 19, 2014

Estimated economic value: $6,960,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM macro design architecture2025
Performing multiple bit computation and convolution in memory2025
Method of pseudo-triple-port SRAM datapaths2024
Performing multiple bit computation and convolution in memory2024
SRAM with scan mode2023
Retention voltage management for a volatile memory2023
Memory with single-ended sensing using reset-set latch2023
Pseudo-dual-port SRAM with burst-mode address comparator2023
Pseudo-triple-port SRAM datapaths2023
SRAM with burst mode operation2022
Burst-mode memory with column multiplexer2022
SRAM with robust charge-transfer sense amplification2022