Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS transistor linearization method

CMOS transistor linearization method

US Patent 8810283 · Granted Aug 19, 2014

Estimated economic value: $29,295,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge and overdrive protection circuitry2023
Common mode feedback circuit with backgate control2019
Differential amplifiers with improved slew performance2018
Three stage amplifier2016
Differential charge reduction2015
Pipelined analog-to-digital converter2015
Phased-array charge pump supply2014
Gain enhancement for cascode structure2014
Gain enhancement for cascode structure2013
System and method of analog-to-digital converters2013
Pipelined analog-to-digital converter2013
Apparatus and method for pipelined analog to digital conversion2011