Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory read timing margin adjustment for a plurality of memory arrays according to predefined delay tables

Memory read timing margin adjustment for a plurality of memory arrays according to predefined delay tables

US Patent 8806245 · Granted Aug 12, 2014

Estimated economic value: $58,376,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System on a chip with always-on processor2025
System and method for performing transaction aggregation in a network-on-chip (N2025
System and method for event messages in a cache coherent interconnect2024
System on a chip with always-on component with powered-down configurations to pr2024
System and method to enter and exit a cache coherent interconnect2024
Fast disaster recover from backup storage using smart links2024
Maintaining components of networked nodes with distributed data dependencies2023
Queue management system, starvation and latency management system, and methods o2022
System and method for processing a network message2022
System on a chip with always-on processor2021
System and method for processing a network message2021
System for managing memory devices2020