Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low cost die-to-wafer alignment/bond for 3d IC stacking

Low cost die-to-wafer alignment/bond for 3d IC stacking

US Patent 8796073 · Granted Aug 5, 2014

Estimated economic value: $6,581,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-tier IC package including processor and high bandwidth memory2024
Chipset and manufacturing method thereof2024
Complementary ring oscillators to monitor in-situ stress within integrated circu2023
Merged power pad for improving integrated circuit power delivery2023
IC die to IC die interconnect using error correcting code and data path interlea2023
Merged power pad for improving integrated circuit power delivery2022
Wrapped signal shielding in a wafer fanout package2021
Bottom package with metal post interconnections2021
Hybrid passive-on-glass (POG) acoustic filter2021
Integrated circuits (ICs) on a glass substrate2021
Semiconductor package having reduced internal power pad pitch2020
Heterogenous 3D chip stack for a mobile processor2020