Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase-locked loop and method for clock delay adjustment

Phase-locked loop and method for clock delay adjustment

US Patent 8791737 · Granted Jul 29, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DRAM computation circuit and method2025
Sense amplifier with read circuit for compute-in-memory2025
Memory circuits, memory structures, and methods for fabricating a memory device2024
Compute-in-memory device and method2024
DRAM computation circuit and method2024
Circuit test system electric element memory control chip under different test mo2016
Memory test system and memory test method2015
Delay line circuit, delay locked loop and tester system including the same2013
Sensing amplifier applied to at least a memory cell, memory device, and enhancem2012
Signal receiver and voltage compensation method2012
Signal adjusting system and signal adjusting method2011
Charge pump and charging/discharging method capable of reducing leakage current2011