Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Area and power efficient architectures of time deinterleaver for receivers

Area and power efficient architectures of time deinterleaver for receivers

US Patent 8787145 · Granted Jul 22, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable orthogonal frequency division multiplexing (OFDM) signal and transm2025
Configurable orthogonal frequency division multiplexing (OFDM) signal and transm2024
Configurable orthogonal frequency division multiplexing (OFDM) signal and transm2024
Configurable orthogonal frequency division multiplexing (OFDM) signal and transm2024
Multi-chip antenna diversity picture-in-picture architecture2014
Multi-chip antenna diversity picture-in-picture architecture2013
Area and power efficient architectures of time deinterleaver for ISDB-T receiver2013
Memory architecture for high throughput RS decoding for MediaFLO receivers2012
Segmented-frame synchronization for ISDB-T and ISDB-TSB receiver2011
Memory sharing of time and frequency de-interleaver for ISDB-T receivers2011
Integrated MPE-FEC RAM for DVB-H receivers2011
Compact MPE-FEC erasure location cache memory for DVB-H receiver2010