Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low jitter clock generator for multiple lanes high speed data transmitter

Low jitter clock generator for multiple lanes high speed data transmitter

US Patent 8786337 · Granted Jul 22, 2014

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit for detecting low-power optical data signal2023
Method for detecting low-power optical signal with high sensitivity2022
Mach-zehnder modulator driver2019
Mach-zehnder modulator driver2019
Testing of clock and data recovery circuits2018
Re-timer network insertion2018
Mach-zehnder modulator driver2018
Mach-zehnder modulator driver2018
Mach-Zehnder modulator driver2018
Mach-Zehnder modulator driver2018
Multi-data rates multi-protocol communications techniques for reference-less re-2018
Multi-protocols and multi-data rates communications2017