Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic and idle power reduction sequence using recombinant clock and power gating

Dynamic and idle power reduction sequence using recombinant clock and power gating

US Patent 8782456 · Granted Jul 15, 2014

Estimated economic value: $14,407,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus to implement always-on context sensor hubs for processing 2025
Multipole filter on a quantum device with multiplexing and signal separation2025
Quantum logic circuit qubit layouts2025
Component die validation built-in self-test (VBIST) engine2025
Disallowing reads on files associated with compromised data encryption keys2025
Stark shift cancellation2025
Embedded microstrip transmission line2024
Space-saving coupler arm arrangement for superconducting qubits2024
Presentation of direct accessed storage under a logical drive model2024
Presentation of direct accessed storage under a logical drive model2024
Smart display panel apparatus and related methods2024
Apparatuses, systems, and methods for configuring combined private and shared ca2024