Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for power-efficient and non-signal-degrading voltage regulation in memory subsystems

Method and system for power-efficient and non-signal-degrading voltage regulation in memory subsystems

US Patent 8782452 · Granted Jul 15, 2014

Estimated economic value: $9,527,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimized cable solution2025
Power via resonance suppression2025
Securing node groups2025
Modular riser card for an electronic device2025
Driver identification using geospatial information2025
Victim row counters in memory devices2025
Intelligent cable topology detection2024
Adjusting power consumption limits for processors of a server2024
Wideband routing techniques for PCB layout2024
Memory module authentication extension2024
Securing node groups2024
Driver identification using geospatial information2023