Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sub-block accessible nonvolatile memory cache

Sub-block accessible nonvolatile memory cache

US Patent 8782345 · Granted Jul 15, 2014

Estimated economic value: $15,666,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Authenticated reading of memory system data2025
Authenticated modification of memory system data2025
Setting switching for single-level cells2024
Direct logical-to-physical address mapping for sequential physical addresses2024
Data caching for fast system boot-up2024
NAND logical-to-physical table region tracking2024
Scheme to improve efficiency of device garbage collection in memory devices2023
Reading sequential data from memory using a pivot table2023
Scheme to improve efficiency of garbage collection in cached flash translation l2022
Synchronizing NAND logical-to-physical table region tracking2022
NAND logical-to-physical table region tracking2022
Reading sequential data from memory using a pivot table2021