Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low area all digital delay-locked loop insensitive to reference clock duty cycle and jitter

Low area all digital delay-locked loop insensitive to reference clock duty cycle and jitter

US Patent 8779816 · Granted Jul 15, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Area-efficient and moderate conversion time analog to digital converter (ADC)2025
Stage based frequency optimization for area reduction of charge pumps2025
Non-volatile memory array leakage detection2022
Pre-charge technique for improved charge pump efficiency2022